检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:邱鑫 姚思远[1,2] 刘智 葛梅[1,2] QIU Xin;YAO Siyuan;LIU Zhi;GE Mei(Xi’an Microelectronics Technology Institute,Xi’an 710054,P.R.China;Laboratory of Science and Technology on Radiation-Hardened Integrated Circuits,Xi’an 710054,P.R.China)
机构地区:[1]西安微电子技术研究所,西安710054 [2]中国航天科技集团有限公司抗辐射集成电路技术实验室,西安710054
出 处:《微电子学》2022年第6期948-954,共7页Microelectronics
基 金:钱学森青年基金资助项目(201977101)
摘 要:为解决LDO稳定性高度依赖负载电容和ESR零点补偿可靠性差的问题,提出了一种宽负载电流范围下(0~1 A)自适应电流频率补偿技术。通过分段电流补偿设计了轻重载下动态极点和独立阻抗,在优化环路稳定性的同时,进一步减小了静态功耗;通过阻容网络信号叠加产生了随负载电流和电容变化的动态零点。经仿真及流片验证,全负载范围内最差相位裕度为55°;可空载,且空载下静态功耗仅为52.3μA;适用负载电容范围≥2.2μF,ESR范围≤1Ω。该环路具有高稳定性和宽负载电容适应性。在应对负载突变时恢复曲线平滑,无欠阻尼振荡现象。To solve the problem that LDO stability is highly dependent on load capacitance and poor reliability of ESR zero compensation,an adaptive current frequency compensation technique is proposed for wide load current range(0~1 A).The dynamic pole and independent impedance were designed by piecewise current compensation under light and heavy load,which not only optimized the stability of the loop,but further reduced the quiescent dissipation.The dynamic zero point varying with load current and capacitance was generated by the signal superposition of the resistive and capacitive network.Through the simulation and tape-out verification,the worst phase margin is 55°in the range of full load.The LDO can be unloaded,and the quiescent dissipation is only 52.3μA under no-load,the load capacitance range is more than 2.2μF,and the ESR range is less than 1Ω.The loop has high stability and wide capacitive load adaptability.When the load changes suddenly,the recovery curve of LDO is smooth,and no under-damped oscillation phenomenon occurs.
分 类 号:TN432[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.117