反熔丝FPGA线长驱动布局算法  

Wire-Length Driven Placement Algorithm for Antifuse FPGA

作　　者：张大华[1] 李威[1] 杜涛[1] 

机构地区：[1]电子科技大学电子薄膜与集成器件国家重点实验室,四川成都610054

出　　处：《微电子学与计算机》2015年第3期132-135,共4页Microelectronics & Computer

摘　　要：针对反熔丝FPGA的结构特点,提出了一种线长驱动的反熔丝FPGA布局算法.该算法基于VPR的模拟退火布局算法,针对反熔丝FPGA垂直布线资源有限的特点,提出了新型的成本函数并在CAD实验平台上予以实现.实验结果表明,与VPR布局算法相比,该方法不仅优化了线网总长度,使得线网总长度平均减少了12%,同时还减少了编程的通路反熔丝数目.A novel wire-length driven placement algorithm for antifuse FPGA is proposed based on the characteristics of the antifuse FPGA architecture.The proposed algorithm is based on the simulated annealing algorithm of VPR and takes the limited vertical routing resources of the antifuse FPGA into account.A new cost function is proposed and the algorithm is implemented on a CAD platform.The experimental results showed that compared to the placement results of VPR,the proposed algorithm not only improves the total wire length by 12% on average,but also reduces the number of programmed horizontal antifuses.

关 键 词：反熔丝FPGA VPR 布局 模拟退火算法 

分 类 号：TN791[电子电信—电路与系统]