行为级DSP算法描述的阵列处理器综合方法研究  

High Level Array Processors Synthesis of Digital Signal Processing

作　　者：许超[1] 张增雁 赵文庆[1] 唐璞山[1] 

机构地区：[1]复旦大学电子工程系,上海,200433

出　　处：《电子学报》1993年第5期1-9,共9页Acta Electronica Sinica

摘　　要：本文提出了针对递归DSP算法的高层次系统综合流程,并以脉动(systolic)式处理器阵列结构实现.从DSP算法的FDDL行为级描述开始,经由编译及划分,产生数据相关流图(Data Dependency Graph),然后实现对算法流图的空间映射及时域规划,得到算法的信号流图(Signal Flow Graph),经时序重构,生成脉动阵列,最后实现对处理器单元的数据路径综合及控制器综合,并对处理器单元定位,本文同时提出了各设计阶段的算法策略及优化策略,并给出综合结果。A high level architectural synthesis procedure on DSP is given in the paper. An architecture of Systolic Array Processors is implemented in the DSP synthesis system. Starting from FDDL(1) behavorial description of DSP algorithms, a list of procedures as parsing, partitioning, DDG (Data Dependency Graph) generation, space projection & scheduling, retiming, data-path allocation are needed to generate the systolic processors array of an application-specific DSP algorithm. The synthesis algorithms and optimization strategies in each design stage are also studied, and some results are illustrated.

关 键 词：脉动阵列 数字信号处理 集成电路 

分 类 号：TN911.7[电子电信—通信与信息系统]