检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]华中科技大学电子科学与技术系,湖北武汉430074
出 处:《华中科技大学学报(自然科学版)》2006年第4期8-10,共3页Journal of Huazhong University of Science and Technology(Natural Science Edition)
基 金:国家自然科学基金资助项目(90207020).
摘 要:在分析液晶显示(LCD)控制器总体结构的基础上,阐述了用异步FIFO(先进先出)电路来解决显示存储器的并发访问和异步时钟域问题.给出了FIFO电路结构,并对其工作原理进行了分析.为减小亚稳态的出现几率,提高电路的工作稳定性,提出了两种方法来优化FIFO电路.一是用格雷码代替二进制编码,因为格雷码在任意两个相邻的数之间转换时,只有一个数位发生变化,这样可以有效缩短过渡周期.二是用两级触发器来同步输入的异步信号.FIFO电路使用VerilogHDL语言实现,并用Modelsim进行仿真.该设计已经成功运用到一款针对手持设备应用的LCD控制器中,测试结果表明该控制器工作正常,画面稳定、清晰.On the basis of the analysis to the framework of liquid crystal display(LCD) controllers, a method to settle concurrent access of the display storage and asynchronous clock by asynchronous FIFO (first in first out) circuit was studied. The working principle of FIFO circuit structure was analyzed, and two methods were put forward to improve the working stability of the FIFO circuit. One plan was that Gray code was substituted for binary systems because only one bit would change when transform any two numbers between, which was efficient to diminish the interim; another one is to input asynchronous signal by using two level trigger. The FIFO circuit was implemented by VerilogHDL language simulated through Modelsim. The design had been applied to a type of LCD controller aimed at handy equipmenty. The testing results showed that this controller worked well with a stable and vivid display.
关 键 词:液晶显示(LCD)控制器 先进先出(FIFO) 亚稳态 格雷码
分 类 号:TN47[电子电信—微电子学与固体电子学] TN492
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.19.234.118