一种高稳定度片内时钟发生器的研究与设计  

Study and design of an on chip clock generator with high stability

在线阅读下载全文

作  者:陈东坡[1] 何乐年[1] 严晓浪[1] 

机构地区:[1]浙江大学超大规模集成电路研究所,浙江杭州310027

出  处:《电路与系统学报》2006年第3期14-17,共4页Journal of Circuits and Systems

摘  要:本文提出了一种高稳定度片内时钟发生器电路的设计方法.该电路由差动比较器、精确电流产生电路、充放电电路及其控制电路组成.用精确控制的电流对片上电容进行充放电,从而得到了高稳定度的精确时钟信号.电路设计基于CSMC公司的0.5(mCMOS混合信号模型,仿真结果表明,25(C时的输出频率为443kHz,改变环境温度-40~85(C,其频率稳定度为(25ppm/(C.该电路可以在(-(A/D转换器等电路中替代昂贵的温度补偿晶体振荡器(TCXO)作为系统的时钟源.An on Chip Clock Generator with high stability is presented. It is composed of a differential comparator, an accurate current generator, and a charge and discharge circuit with its control circuit. The clock with high stability can be obtained from using the accurate current to charge and discharge the capacitance on chip. The chip design is based on 0.5μm CMOS mixed-signal process of CSMC. When the temperature range is from -40℃ to 85℃, the simulation result indicated that this chip can produce 443kHz frequency clock at 25℃, and its frequency stability is only ±25ppm/℃. The clock generated by this circuit meets the demand of Mixed-signal circuit, i.e., the ∑-△A/D Converter.

关 键 词:时钟发生器 频率稳定度 差动比较器 

分 类 号:TN401[电子电信—微电子学与固体电子学]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象