HDTV解调芯片中RS解码器的电路优化  

New circuit optimization of RS decoder applied in HDTV demodulator

在线阅读下载全文

作  者:孙伟[1] 吴建辉[1] 顾烊[1] 

机构地区:[1]东南大学国家专用集成电路系统技术研究中心,江苏南京210096

出  处:《解放军理工大学学报(自然科学版)》2006年第3期225-228,共4页Journal of PLA University of Science and Technology(Natural Science Edition)

摘  要:针对RS(reed-so lom on)解码器在HDTV解调芯片中的应用,从运算子模块的优化开始,直至对整体电路的结构提出几种优化方法,解决了电路规模过大,结构过于复杂的问题。在优化过程中对常数乘法器采用了对相同运算逻辑的复用,使用分时复用对整体电路结构作出的简化,在设计中应用了读写分离的双口SRAM提高了电路速度。优化后的电路符合HDTV解调芯片的性能要求,成功实现了对RS(204,188)的解码纠错,同时缩小了电路规模、减小了复杂程度,降低了成本。From submodules to the whole circuit, several optimizing methods were introduced to simplify the architecture and to minish the circuit scale of RS decoder applied in HDTV demodulation chip. The optimizing methods mainly include the reusing of the same calculation logic in the constant multiplier and the idea of TDMA to simplify the whole circuit. Furthermore the application of two-port SRAM which has separate reading and writing speeds up the circuit. After optimization the circuit not only meets the performance requirement of the HDTV receiver chip but has smaller circuit scale, lower complexity and lower cost.

关 键 词:电路优化 时分复用 迦罗华域 

分 类 号:TN764[电子电信—电路与系统]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象