高层次综合与布图规划相结合的方法与技术  

An Overview of Integrating High Level Synthesis and Floorplan

作　　者：王云峰[1] 刘志鹏[1] 边计年[1] 

机构地区：[1]清华大学计算机科学与技术系,北京100084

出　　处：《计算机辅助设计与图形学学报》2006年第9期1438-1445,共8页Journal of Computer-Aided Design & Computer Graphics

基　　金：国家自然科学基金(90207017;90407005);国家自然科学基金重点项目(60236020);国家自然科学基金重大(国际合作)研究项目(60121120706)

摘　　要：介绍了高层次综合与布图规划相结合的基本方法与技术及其研究进展.该方法主要解决集成电路制造工艺的持续发展给集成电路电路设计所带来的2个问题:集成电路本身的集成复杂度使得集成电路的设计工作必须向更高的抽象层次前进;集成电路特征尺寸的缩小导致物理寄生效应已经在电路的时延、功耗等指标上成为主导因素,这要求在更高的抽象层次关注物理参数的影响.对本领域有代表性的算法进行了系统的描述,并且对这些算法的基本思路进行了分析和总结.The research on ＂integrating high level synthesis and floorplan＂ is a very important part in the research on electronic design automation. In this paper, the current research status of this field is introduced, and the basic methodologies and algorithms are also presented. These methodologies and algorithms are mainly focused on the following two problems, which are caused by the rapid development of IC fabrication technology. Firstly, with the fast increasing of the complexity of IC chips, it is necessary to start a design at a higher abstraction level. Secondly, as the feature size of IC keeps on shrinking into the nanometer level, physical effects have been playing a dominant role in final delay and power consumption of a circuit. In this paper, the typical algorithms of the 90 s of last century are described, and the basic principles of these algorithms are also analyzed and summarized.

关 键 词：电子设计自动化 高层次综合 布图规划 互连线时延 低功耗 

分 类 号：TP302.1[自动化与计算机技术—计算机系统结构]