检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:温志渝[1] 徐溢[1] 李霞[1] 吕君江[2] 朱维维[1]
机构地区:[1]重庆大学光电学院微系统研究中心,重庆400044 [2]重庆大学化学化工学院,重庆400044
出 处:《光电工程》2006年第9期35-41,共7页Opto-Electronic Engineering
基 金:国家自然科学基金资助项目(90307015;20007005);重庆市自然科学基金重点项目(8985-2005;2006BA4012)
摘 要:本文根据电泳芯片的低工作电压分离理论模型,选定采用对分离管道侧壁阵列电极以等间距施加电压的方式作为电场模拟分析的模型。利用ANSYS有限元软件分析系统,对微分离管道中的电场分布进行模拟仿真分析。重点探讨了阵列电极的布置方式、电极个数和位置、微分离管道形状、电极表面绝缘层等因素对微管道中电场分布的影响;详细计算和优化了利用电极阵列实现低工作电压分离过程中,分离微管道及电极阵列的基本设计和结构参数。这为研制一种微型化的低电压电泳芯片系统奠定了一定的理论基础。According to the theory model of low voltage electrophoresis on CE chip, arrayed electrodes was applied to realize the moving Electric Field (EF) on silicon CE chip. Analytical model was established in which arrayed electrodes were deposited on the two sides of separating channel, and working low voltage was applied in the mode of equal distance. By means of ANSYS definite element software, effects of separating channel system and arrayed electrodes on electric fields in the low voltage CE chip were simulated by computer. The factors, such as: position of arrayed electrodes, number of arrayed electrodes, shape of micro channel, insulator on arrayed electrodes, etc., were studied and optimized in detail. The basic structure design of the low voltage CE chip was obtained by the simulated results. The work is of great potential importance for low voltage CE chin design and research.
关 键 词:低工作电压电泳芯片 运动场模型 电极阵列 ANSYS模拟计算
分 类 号:TN29[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.68