A Programmable 2.4GHz CMOS Multi-Modulus Frequency Divider  

一种可编程的2·4GHz CMOS多模分频器(英文)

作　　者：李志强[1] 陈立强[1] 张健[1] 张海英[1] 

机构地区：[1]中国科学院微电子研究所,北京100029

出　　处：《Journal of Semiconductors》2008年第2期224-228,共5页半导体学报（英文版）

基　　金：国家自然科学基金(批准号:60276021);国家重点基础研究发展规划(批准号:G2002CB311901)资助项目~~

摘　　要：A programmable multi-modulus frequency divider is designed and implemented in a 0. 35μm CMOS process. The multi-modulus frequency divider is a single chip with two dividers in series,which are divided by 4 or 5 prescaler and by 128-255 multi-modulus frequency divider. In the circuit design, power and speed trade-offs are analyzed for the prescaler, and power optimization techniques are used according to the input frequency of each divider cell for the 128-255 multimodulus frequency divider. The chip is designed with ESD protected I/O PAD. The dividers chain can work as high as 2.4GHz with a single ended input signal and beyond 2.6GHz with differential input signals. The dual-modulus prescaler consumes 11mA of current while the 128-255 multi-modulus frequency divider consumes 17mA of current with a 3.3V power supply. The core area of the die without PAD is 0.65mm × 0.3mm. This programmable multi-modulus frequency divider can be used for 2.4GHz ISM band PLL-based frequency synthesizers. To our knowledge, this is the first reported multi-modulus frequency divider with this structure in China.采用0.35μm CMOS工艺设计并实现了一种多模分频器.该多模分频器由一个除4或5的预分频器和一个除128 ～255多模分频器在同一芯片上连接而成;在电路设计中,分析了预分频器功耗和速度之间的折中关系,根据每级单元电路的输入频率不同对128 ～255多模分频器采用了功耗优化技术;对整个芯片的输入输出PAD进行了ESD保护设计;该分频器在单端信号输入情况下可以工作到2.4GHz ,在差分信号输入下可以工作到2.6GHz以上;在3 .3 V电源电压下,双模预分频器的工作电流为11 mA,多模分频器的工作电流为17 mA;不包括PAD的芯片核心区域面积为0.65 mm×0.3 mm.该可编程多模分频器可以用于2.4GHz ISM频段锁相环式频率综合器.

关 键 词：PRESCALER frequency divider PROGRAMMABLE multi-modulus frequency synthesizer 

分 类 号：TN772[电子电信—电路与系统]