基于FPGA的VME总线控制器及其驱动程序  

The VME Bus Controller Based On FPGA and Its Device Driver

作　　者：徐杨[1,2] 乔卫民[1] 赵中[3] 王国强[4] 

机构地区：[1]中国科学院近代物理研究所 [2]中国科学院研究生院.北京 100039 [3]中国科学院研究生院 [4]黄淮学院计算机科学系

出　　处：《核电子学与探测技术》2007年第6期1064-1066,1069,共4页Nuclear Electronics & Detection Technology

摘　　要：本文论述了用于兰州重离子加速器冷却储存环(HIRFL-CSR)前端控制系统的总线控制器的FPGA设计及其基于ARM-Linux下的驱动程序设计。该总线控制器采用Altera公司的ACEX系列中的EP1K30实现,通过VME总线背板同其它VME设备(CPLD)通信,可读VME设备数据,监视电源运行状况,也可向VME设备发送命令和写数据,并且能够响应VME设备中断,读中断数据。为了能够通过AT91RM9200控制器访问VME总线控制器,必须为其编写相应的驱动程序。驱动程序定义了应用程序调用接口和数据格式,并实现了中断机制、多进程访问和数据的突发(burst)读写。This article introduces a VME Bus Controller of front control system of HIRFL-CSR. It is implemented by FPGA which is EP1K30 of ACEX family of Altera Corporation. It communicates with other VME device through VME backplane. It is able to accept data from VME device and watch status of magnet power supply. Besides sending command and data to VME device, it is also able to respond interrupt and read interrupt data. We also need to write a device driver for VME Bus Controller in order to be accessible by AT91RM9200. The device driver defines some APIs and data format for application, implements multi-process access and burst read-write, as well as interrupt mechanism.

关 键 词：AT91RM9200 驱动程序 FPGA VME 

分 类 号：TP316.89[自动化与计算机技术—计算机软件与理论]