检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]浙江省电力公司,浙江省杭州市310007 [2]浙江大学电气工程学院,浙江省杭州市310027
出 处:《电网技术》2008年第11期13-17,共5页Power System Technology
基 金:"十一五"国家科技支撑计划重大项目资助(2006BAA02A17)~~
摘 要:次同步阻尼控制器(subsynchronous damping controller,SSDC)是解决由直流输电引起的次同步振荡(subsynchronous oscillations,SSO)的一种有效措施。在分析直流输电引发SSO机理的基础上,对抑制SSO的原理进行深度剖析,进而提出根据相位补偿原理设计SSDC的方法,该方法物理概念清晰,实现方便。将IEEE次同步谐振标准测试系统和CIGRE直流输电标准测试系统相结合,构造了一个用于研究HVDC引发SSO的测试系统。对该测试系统的电气阻尼计算结果表明,在所设计SSDC的控制下,次同步频段内的电气阻尼大大增加,且在适当的比例系数下,电气阻尼均为正阻尼。时域仿真也验证了所设计的SSDC的有效性。Subsynchronous damping controller (SSDC) is an effective countermeasure to attenuate the subsynchronous oscillation (SSO) caused by HVDC transmission, on the basis of analyzing the mechanism of inducing SSO by HVDC transmission, the principle of attenuating SSO is expounded; and then based on the principle of phase compensation, a method to design SSDC according to the principle of phase compensation is proposed. The proposed method possesses clear physical conception and is convenient to implement. Combining IEEE SSR first benchmark model with CIGRE benchmark model, a test system for the research on the inducing SSO by HVDC transmission is built. The calculation results of electrical damping of this test system show that controlled by the designed SSDC, the electrical negative damping decreases greatly, and the electrical positive damping increases within subsynchronous frequency band; under appropriate proportional coefficient, all of the electrical damping are positive. Time domain simulation results validate the effectiveness of the designed SSDC.
关 键 词:高压直流输电系统 次同步振荡 次同步阻尼控制器 相位补偿 电气阻尼 测试信号法
分 类 号:TM76[电气工程—电力系统及自动化]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.38