A Compact Direct Digital Frequency Synthesizer for the Rubidium Atomic Frequency Standard  

一种用于铷频标的紧凑型直接数字频率合成器(英文)

作　　者：曹晓东[1] 倪卫宁[1] 袁凌[1] 郝志坤[1] 石寅[1] 

机构地区：[1]中国科学院半导体研究所,北京100083

出　　处：《Journal of Semiconductors》2008年第9期1723-1728,共6页半导体学报（英文版）

摘　　要：A compact direct digital frequency synthesizer （DDFS） for system-on-chip implementation of the high precision rubidium atomic frequency standard is developed. For small chip size and low power consumption, the phase to sine mapping data is compressed using sine symmetry technique, sine-phase difference technique, quad line approximation technique,and quantization and error read only memory （QE-ROM） technique. The ROM size is reduced by 98% using these techniques. A compact DDFS chip with 32bit phase storage depth and a 10bit on-chip digital to analog converter has been successfully implemented using a standard 0.35μm CMOS process. The core area of the DDFS is 1.6mm^2. It consumes 167mW at 3.3V,and its spurious free dynamic range is 61dB.研发了高精度铷频标芯片SoC实现中应用的一种紧凑型直接数字频率合成器(DDFS).为了减小芯片面积和降低功耗,采用正弦对称技术、modified Sunderland技术、正弦相位差技术、四线逼近技术以及量化和误差ROM技术对相位转正弦的映射数据进行了压缩.利用这些技术,ROM尺寸压缩了98%.采用标准0.35μmCMOS工艺,一个具有32位相位存储深度和10位DAC的紧凑型DDFS流片成功,其核心面积为1.6mm2.在3.3V电源下,该芯片的功耗为167mW,无杂散动态范围(SFDR)为61dB.

关 键 词：CMOS integrated circuit DDFS rubidium atomic frequency standard SOC 

分 类 号：TN74[电子电信—电路与系统]