A bootstrapped switch employing a new clock feed-through compensation technique  

作　　者：吴笑峰 刘红侠 苏立 郝跃 李迪 胡仕刚 

机构地区：[1]School of Microelectronics,Xidian University,Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices [2]School of Information and Electrical Engineering,Hunan University of Science and Technology [3]NXP Semiconductors (Shanghai) Ltd

出　　处：《Journal of Semiconductors》2009年第12期93-102,共10页半导体学报（英文版）

基　　金：supported by the National Natural Science Foundation of China(No.60206006);the New Century Excellent Talents of Ministry of Education of China(No.NCET-05-0851);the Cultivation Fund of the Key Scientific and Technical Innovation Project,Ministry of Education of China Program(No.708083);the Applied Materials Innovation Fund(No.XA-AM-200701)

摘　　要：Nonlinearity caused by the clock feed-through of a bootstrapped switch and its compensation techniques are analyzed. All kinds of clock feed-through compensation configurations and their drawbacks are also investigated. It is pointed out that the delay path match of the clock boosting circuit is the critical factor that affects the effectiveness of clock feed-through compensation. Based on that, a new clock feed-through compensation configuration and corresponding bootstrapped switch are presented and designed optimally with the UMC mixed-mode/RF 0.18 μm 1P6M P-sub twin-well CMOS process by orientating and elaborately designing the switch MOSFETs that influence the delay path match of the clock boosting circuit. HSPICE simulation results show that the proposed clock feedthrough compensation configuration can not only enhance the sampling accuracy under variations of process, power supply voltage, temperature and capacitors but also decrease the even harmonic, high-order odd harmonic and THD on the whole effectively.Nonlinearity caused by the clock feed-through of a bootstrapped switch and its compensation techniques are analyzed. All kinds of clock feed-through compensation configurations and their drawbacks are also investigated. It is pointed out that the delay path match of the clock boosting circuit is the critical factor that affects the effectiveness of clock feed-through compensation. Based on that, a new clock feed-through compensation configuration and corresponding bootstrapped switch are presented and designed optimally with the UMC mixed-mode/RF 0.18 μm 1P6M P-sub twin-well CMOS process by orientating and elaborately designing the switch MOSFETs that influence the delay path match of the clock boosting circuit. HSPICE simulation results show that the proposed clock feedthrough compensation configuration can not only enhance the sampling accuracy under variations of process, power supply voltage, temperature and capacitors but also decrease the even harmonic, high-order odd harmonic and THD on the whole effectively.

关 键 词：bootstrapped switch clock feed-through compensation delay path match 

分 类 号：TN432[电子电信—微电子学与固体电子学]