Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature  被引量:3

Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature

在线阅读下载全文

作  者:胡仕刚 郝跃 马晓华 曹艳荣 陈炽 吴笑峰 

机构地区:[1]School of Microelectronics,Xidian University [2]Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices

出  处:《Chinese Physics B》2009年第12期5479-5484,共6页中国物理B(英文版)

基  金:Project supported by the National Natural Science Foundation of China (Grant Nos 60736033 and 60506020)

摘  要:This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and Vh degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and Vh degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.

关 键 词:threshold voltage interface traps stress induced leakage current 

分 类 号:TN386[电子电信—物理电子学] TN253

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象