Analysis of trigger behavior of high voltage LDMOS under TLP and VFTLP stress  

Analysis of trigger behavior of high voltage LDMOS under TLP and VFTLP stress

在线阅读下载全文

作  者:祝靖 钱钦松 孙伟锋 刘斯扬 

机构地区:[1]National ASIC System Engineering Research Center,Southeast University

出  处:《Journal of Semiconductors》2010年第1期30-33,共4页半导体学报(英文版)

摘  要:The physical mechanisms triggering electrostatic discharge (ESD) in high voltage LDMOS power transistors (〉 160 V) under transmission line pulsing (TLP) and very fast transmission line pulsing (VFTLP) stress are investigated by TCAD simulations using a set of macroscopic physical models related to previous studies implemented in Sentaurus Device. Under VFTLP stress, it is observed that the triggering voltage of the high voltage LDMOS obviously increases, which is a unique phenomenon compared with the low voltage ESD protection devices like NMOS and SCR. The relationship between the triggering voltage increase and the parasitic capacitances is also analyzed in detail. A compact equivalent circuit schematic is presented according to the investigated phenomena. An improved structure to alleviate this effect is also proposed and confirmed by the experiments.The physical mechanisms triggering electrostatic discharge (ESD) in high voltage LDMOS power transistors (〉 160 V) under transmission line pulsing (TLP) and very fast transmission line pulsing (VFTLP) stress are investigated by TCAD simulations using a set of macroscopic physical models related to previous studies implemented in Sentaurus Device. Under VFTLP stress, it is observed that the triggering voltage of the high voltage LDMOS obviously increases, which is a unique phenomenon compared with the low voltage ESD protection devices like NMOS and SCR. The relationship between the triggering voltage increase and the parasitic capacitances is also analyzed in detail. A compact equivalent circuit schematic is presented according to the investigated phenomena. An improved structure to alleviate this effect is also proposed and confirmed by the experiments.

关 键 词:electrostatic discharge transmission line pulsing very fast transmission line pulsing lateral double-diffused metal-oxide-semiconductor transistor 

分 类 号:TN386.1[电子电信—物理电子学]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象