H.264标准二进制算术编码IP核设计  

esign of Binary Arithmetic Coding IP Core for H.264

作　　者：陈传东[1] 何明华[1] 王仁平[1] 

机构地区：[1]福州大学微电子系,福建福州350002

出　　处：《中国集成电路》2010年第9期59-62,共4页China lntegrated Circuit

基　　金：福建省自然科学基金重点项目(2007J0003);福建省新世纪优秀人才支持计划项目(XSJRC2007-26)

摘　　要：设计了一款基于H.264二进制算术编码算法IP核。针对该算法硬件实现特点,对其算法结构进行特别优化,并在Verilog HDL实现过程中,以JM86源代码为模型进行功能验证。在TSMC 0.18μm工艺下,达到频率200MHz,面积0.027mm2,能够满足实际应用要求。This paper presents the binary arithmetic coding IP core based on H.264.Depending on the characteristic of hardware accelerator, this paper presents the optimized architecture for binary arithmetic coding.The architecture is described by Verilog HDL and tested byJM86.The whole system is up to 200 MHZ frequency by adopting TSMC 0.18 μ m cell library,and is able to achieve the requirement of practical application.

关 键 词：IP核二进制算术编码H.264 

分 类 号：TN919.81[电子电信—通信与信息系统]