检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]中国电子科技集团公司第二十七研究所,河南郑州450047 [2]河南职工医学院,河南郑州451191
出 处:《电子设计工程》2010年第10期164-168,共5页Electronic Design Engineering
摘 要:运用DDS原理,进行任意波形发生器的设计,使得任意波形发生器兼顾DDS的优点。设计中通过实现DDS模块与单片机接口的控制部分将频率控制字由单片输入到输入寄存器模块,由相位累加器模块对输入频率控制字进行累加运算,输出作为双口RAM的读地址线,读数据线上即输出了波形幅度量化数据。其中双口RAM的内容由单片机进行更新,从而实现任意波形的发生。本设计中的相位累加器采用了8级流水线结构借助前5级的超前进位的方法,使得编译的最高工作频率由317.97 MHz提高到336.7 MHz,实现了任意波形的发生,节约了成本,提高了开发周期,具有可行性。The main work in this thesis is to carry out design of arbitrary waveform generator based on DDS principle, making it has the advantages of the DDS, by enabling the design of the interface DDS module with the control part of MCU, the frequency control word was input ted to the input register module, by the phase accumulator module to the input frequency control word to accumulate operations, output as a dual-port RAM read address lines, dual-port RAM read data lines connected with the DAC input data, the reading data output the waveform amplitude line that quantitative data, the content of the dual-port RAM was updated by the microcontroller, to achieve arbitrary waveform occurred. Phase accumulator which is the core component is designed 8-stage pipeline structure with the former five carry-ahead module, the compiler of the maximum complile operating frequency, from 317.97MHz to 336.7MHz realizes arbitrary waveform generator, cost savings, and increases the development cycle, it's feasible.
关 键 词:任意波形发生器 现场可编程逻辑器件 数字频率合成计 加法器
分 类 号:TN830[电子电信—信息与通信工程]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.198