锁相环中克服非理想因素的鉴相器和电荷泵设计  

Design of Phase-Frequency Detector and Charge Pumpin Phase-Locked Loops with Nonideal Factors

作　　者：程知群[1] 朱雪芳[1] 周云芳[1] 高俊君[1] 徐胜军[1] 

机构地区：[1]杭州电子科技大学射频电路与系统教育部重点实验室,杭州310018

出　　处：《电子器件》2010年第4期442-446,共5页Chinese Journal of Electron Devices

基　　金：国家自然科学基金资助项目(60776052)

摘　　要：讨论了锁相环中鉴相器和电荷泵中非理想因素及其克服方法。电路设计采用SMIC0.18μm CMOS工艺和Cadence Spectre仿真器。通过在重置反馈路径上加入延迟单元的方法来消除鉴相器的死区。比较了两种传统电荷泵电路的设计方法,通过加入ReplicaBias电路和单位增益运放,实现了上下电流的高匹配性。The nonideal factor of the phase-frequency detector and charge pump in phase-locked loop and its overcome method are proposed.The whole circuit is implemented with the SMIC 0.18 μm CMOS technology and the simulator of Cadence Spectre.The dead zone of the PFD is eliminated by adding delay cells in the reset path.Two tradition charge pump design methods are compared.The charge pump circuit proposed here incorporates the replica bias circuit and unit gain operation amplifier simultaneously with the output current accurate matching.

关 键 词：鉴相器 鉴相死区 电荷泵 高电流匹配 

分 类 号：TN4[电子电信—微电子学与固体电子学]