检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]三峡电力职业学院电力工程系,湖北宜昌443000
出 处:《电子设计工程》2010年第12期165-169,共5页Electronic Design Engineering
摘 要:为精确地输出正弦波、调幅波、调频波、PSK、ASK等信号及保证信号的高可靠性,设计出一种新型的正弦信号发生器。该正弦信号发生器以可编程逻辑器件CPLD和单片机AT89S52为基础,采用数字频率合成DDS技术实现频率合成功能,结合高速D/A器件AD9713使得输出频率维持在1k~10 MHz范围内,步进为100Hz,且通过对CPLD采用相应的数字控制算法实现调频FM,调幅AM和键控PSK、ASK数字调制功能。测试结果表明,设计的正弦信号发生器输出信号稳定度优于10-4,在频率范围内50Ω的负载上输出正弦波电压幅度稳定在6±0.6V,波形无明显失真,系统的整体性能良好。To accurately generate sine wave , AM, FM, PSK, ASK signal and ensure the high reliability of the signal, a new sine signal generator is designed. Based on complex programmable logic device(CPLD) and MCU AT89S52, with using digital frequency synthesis (DDS) technnology , combined with high-speedD/AdevicesAD9713.the design maintains the output frequency at the range of 1k-10MHz and the step to 100Hz. Through applying the corresponding digital control algorithm for CPLD, the sine signal generator realizes FM, AM and PSK, ASK digital modulation capabilities. Test result shows that the stability of output signal is better than 10 -4, and in the frequency range, the sine wave voltage amplitude on the 50Ω load was stable in 6± 0.6V, with no significant waveform distortion, So the system has a good overall performance.
分 类 号:TN76[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.222.175.173