检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]郑州大学信息工程学院,河南郑州450052 [2]空军第一航空学院航空电子工程系,河南信阳464000
出 处:《电子设计工程》2011年第2期154-157,共4页Electronic Design Engineering
摘 要:提出一种基于FPGA的跳扩频信号发送系统设计方案,系统硬件以FPGA为核心,将基带处理和中频调制完全集成在FPGA芯片内部,采用新型的高速DDS(Direct Digital Synthesis)AD9951芯片和高速数模转换器来辅助电路完成信号的产生和发送。介绍了系统软件控制流程,以及系统设计中关键技术的研究与实现。系统软件利用QuartusⅡ8.0开发平台,使用VHDL语言设计实现。借助Matlab和Multisim 10.1高频电路仿真软件分析和优化系统。系统采用数字化的相对相移键控(DQPSK)调制,整体发送数据速率4.8 kb/s,在108~155.975 MHz范围内实现宽间隔跳频发送数据。A design proposal of DS/FH signal transmission system based on FPGA was presented. The core of system hardware was FPGA, baseband processing and intermediate frequency modulation were processed in FPGA chip. The new type and high speed DDS chip AD995 l and high speed D/A converter were used to assist the circuit to produce and transmit signal. System control flow and the key technology in the system design process were introduced. System software was designed by VHDL language based on Quartus [[ 8.0 platform. Optimization and analysis of system was completed with Matlab and Muhisim 10.1 high frequency simulation software. Digital DQPSK modulation was adopted in the system, the system transmitting data speed is 4.8 kWs. Transmitting the FH sequence with given minimum gap data was accomplished in the range of 108-155.975MHz.
关 键 词:FPGA Multisim10.1 DQPSK AD9951 发送系统
分 类 号:TN914.42[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.43