检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]华东交通大学信息工程学院,南昌330013 [2]中国科学院光电研究院,北京100094
出 处:《系统仿真学报》2011年第7期1513-1517,1521,共6页Journal of System Simulation
基 金:江西省教育厅科学技术研究项目(GJJ10458);江西省工业支撑计划(赣财教【2010】229号)
摘 要:利用EDA技术和FPGA技术,研制出具有自主知识产权基于FPGA的GPS相关器。采用本地产生C/A码的超前、即时、滞后码与输入信号进行并行相关,并得到预检测值用于捕获GPS信号;重点设计载波NCO相位、载波周数、码相位、历元计数等测量数据产生模块,含该模块的GPS相关器可用于实现导航型和测量型接收机;阐述了GPS相关器各个模块的详细设计,并用VHDL在FPGA中实现了其全部设计。在Modelsim下进行功能仿真和时序仿真,仿真正确后下载到Xilinx Virtex-II Pro开发板中进行验证。运行结果表明设计的GPS相关器与微处理器配合可以完成GPS信号的基带信号处理。FPGA-based GPS Correlator with fully independent intellectual property was developed by means of EDA Technology and FPGA Technology.The module of C/A code generator generated three outputs: an early code,a late code,and a prompt code.Using the three outputs,the parallel correlation was developed and it provided the pre-detection data for tracking the GPS signals.The modules for generating measurement data was mainly designed such as the carrier NCO phase,carrier cycle count,code phase and epoch count and so on,and GPS correlator containing this module can be used on the GPS receiver for navigation and survey.The design of all the modules of GPS correlator were studied and all the designs of GPS correlator were implemented in VHDL.The design got verification in Xilinx Virtex-II Pro development board after doing function and timing simulation under the environment of Modelsim software.The results demonstrate that the GPS correlator can incorporate with microprocessor to realize GPS Receiver Baseband Signal Processing.
关 键 词:GPS 相关器 FPGA ISE Modelsim仿真
分 类 号:TN92[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.31