检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:张金[1,2] 王伯雄[1] 崔园园[1] 柳建楠[1] 张力新[3]
机构地区:[1]清华大学精密测试技术及仪器国家重点实验室,北京100084 [2]炮兵学院电子工程教研室,安徽合肥230031 [3]唐山汇中仪表有限公司,河北唐山063000
出 处:《兵工学报》2011年第8期970-974,共5页Acta Armamentarii
基 金:国家高技术研究发展计划(863)资助项目(2008AA042207)
摘 要:分析了高精度数字时间间隔测量方法的优缺点,提出一种脉冲计数与相位延迟内插相结合的新型时间测量方法。由脉冲计数法保证大的动态测量范围,并设计双边沿计数器提高脉冲计数法的测时精度,降低计数量化误差。通过n次相位延迟内插将测时分辨率提高到量化误差的1/2n.在Xilinx Virtex 5平台上实现了参考时钟16次相位延迟内插与脉冲计数相结合的飞行时间测量系统,测试结果表明,基于FPGA的高精度回波飞行时间测量方法得到的测量误差能优于55 ps.A new high-precision echo flight time of measuring algorithm was presented by analyzing the advantages and disadvantages of high-precision digital time interval measuring algorithms,which combines the pulse counting method with the phase delay interpolation.The pulse counting method is used to ensure a large dynamic measuring range,and the double-edge triggering counter is designed to improve the accuracy and reduce the counting quantization error.The phase delay interpolation is used to reduce the quantization error of pulse counting for further improving the time measurement resolution.A n-fold phase delay interpolation was performed to raise the time measurement resolution to 1/2n of the quantized error.Test data show that the echo flight time measurement system with this algorithm as its core and implemented on Xilinx FPGA has a shorter conversion time,and a measured error is less than 55 ps.
关 键 词:信息处理技术 飞行时间 双边沿计数器 相位延迟内插 现场可编程逻辑门阵列
分 类 号:TH714[机械工程—测试计量技术及仪器]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.147