检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:陈志坚[1] 孟建熠[1] 葛海通[1] 严晓浪[1]
机构地区:[1]浙江大学超大规模集成电路设计研究所,浙江杭州310027
出 处:《浙江大学学报(工学版)》2011年第9期1587-1592,共6页Journal of Zhejiang University:Engineering Science
摘 要:针对函数调用中上下文切换产生的性能损失,提出一种支持程序无缝切换的嵌入式处理器高性能硬件堆栈.高性能硬件堆栈包括数据栈和返回栈,采用动态可重构的两级缓存机制,消除程序切换的性能开销.数据栈实现单周期多数据压栈/出栈,隐藏程序切换中的堆栈操作;返回栈实现指令超前预取,消除程序返回时流水线气泡.数据栈与返回栈分别复用数据和指令高速暂存器,实现用户可重构的二级缓存.实验结果显示:本方法平均提升性能10%以上,功耗降低2%.A new hardware stack of embedded processor was proposed to support seamless context switching and remove the performance loss during function call.The high-performance hardware stack is composed of data stack(DS)and returning stack(RS),and both of them are designed to be reconfigurable two-level buffer scheme to eliminate the overhead of process switching.DS utilizes two alternative general purpose register(GPR) to construct a new virtual GPR,which operates multiple data in/out stack in one cycle and performs switch automatically,hiding the performance cost of stack operations during program switching.RS preserves the function return address and corresponding instruction when function is called to eliminate the pipeline bubbles during the function returnes.Both DS and RS reuse partial memory space of scratchpad memory(SPM) as the second level buffers to provide support for user reconfiguration and sufficient buffer space for specified embedded software.Experiment results show that the performance is improved by over 10% while the power cost reduced by 2 % with the new hardware stack.
分 类 号:TN332[电子电信—物理电子学] TN47
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.216.45.231