检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]昆明船舶设备研究试验中心,云南昆明650051
出 处:《现代电子技术》2012年第2期17-20,共4页Modern Electronics Technique
基 金:国防基础"十一五"预先研究项目(41901060501)
摘 要:针对高速信号处理系统中数据总线传输的瓶颈问题,采用二维DMA方式进行外设高速缓存到DSP内核的数据块实时传输。对二维DMA控制和状态寄存器组进行编程控制,结合FPGA与DSP链路接口设计,将存储区的数据块作为一个数据阵列进行传输,使DSP在DMA中断中获得数据。试验结果证明,二维DMA传输方式可解决高速外设数据块的连续传输和处理问题,保证整个系统并行信号处理流水线的顺序执行,是一种解决数据总线传输瓶颈问题的实用方法。目前该技术已成功应用于某水声测量系统中。In order to solve the transmission bottleneck of data bus in high-speed single processing systems, a two-dimensional DMA mode is adopted to achieve data block real-time transmission from peripheral cache to DSP core. The programming control of the and status registers is conducted. It takes data blocks in the storage regione as a data array for transmission and obtains the data from DMA interrupt response by DSP in combination with the design of the link interface between FPGA and DSP. The experimental results prove that the two-dimensional DMA transmission mode can solve the continuous transmission and real-time processing problem of the high-speed peripheral data blocks, and guarantee the sequencial execution of whole system's parallel signal processing assembly line. It is a practical method to solve the data transmission bottleneck. At present, the technology has been successfully applied to an underwater acoustic measurement system.
关 键 词:ADSP-TS201 二维DMA LVDS链路口
分 类 号:TN911-34[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.217.91.183