C^*Core芯片SCI串口波特率容限优化  被引量:1

Optimization of SCI baud rate tolerance based on C^*Core chips

在线阅读下载全文

作  者:张传演[1] 卓秀然 孟召伟[1] 钱丹[1] 李红斌[1] 蔡伟[1] 

机构地区:[1]中国人民解放军73022部队 [2]福建省气象服务中心

出  处:《电子设计工程》2012年第3期189-192,共4页Electronic Design Engineering

摘  要:发现了C*Core国芯芯片中SCI发送与接受方波特率误差导致数据不匹配问题,分析了发送与接受方数据传输丢帧、误帧现象出现的根本原因,总结了SCI容限值与芯片主频及标准波特率之间规律,提出了解决问题的优化方案并通过C*Core C语言编写程序实现。实验证明,优化后的SCI初始化程序可确保SCI发送与接收方不受波特率设置值、芯片主频大小影响,使数据传输过程中不丢帧、不误帧。The paper found the problem of error data match, caused by baud rate error between transmitter and receiver in the SCI module of C^*Core chip.It analyzed the radical causes of phenomenon that frame of data may be lost or mistaked in transmission between and receiver.It also summed up the relationship among the SCI tolerance , the main frequency and the standard baud rate. A optimized method was proposed to solve the problem and was realized in C^* Core C language. It was testified that the optimized SCI initialization procedures could ensure sending and receiving not be infected by the baud rate settings and the size of chip frequency, making the process non-drop frame, non-error frame in data transfer.

关 键 词:国芯 串口 波特率 容限值 

分 类 号:TP368.1[自动化与计算机技术—计算机系统结构]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象