检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:程耀林[1]
机构地区:[1]中南民族大学电子信息工程学院,武汉430074
出 处:《中南民族大学学报(自然科学版)》2012年第4期97-100,共4页Journal of South-Central University for Nationalities:Natural Science Edition
基 金:中南民族大学校基金资助项目(YZY07003)
摘 要:利用高速ADC芯片ADS5232设计了一种实用的高速数据采集电路,其中ADS5232集成了2个采样通道,不需要外部提供参考电压,简化了PCB设计.2个通道使用同一个时钟,可实现同步采样.每个通道的最高采样速率达到65MS/s,精度为12bit.采集电路包括ADC前端、ADS5232和FPGA 3个部分,支持单端和差分模拟信号输入,使用FPGA实现高速控制,在片内配置RAM作为采集数据的缓冲区,同时可设计接口模块用于跟片外应用电路的连接.该电路能够实现高速AD、高速控制、高速缓存以及与外部逻辑的高速接口.A practical high speed data acquisition circuit was designed based on high-speed ADC chip ADS5232 . Among this circuit, two sampling channels were integrated into ADS5232, and the chip did not need to provide external reference voltage, and therefore it can simplify PCB design. Two channels use the same clock, so that the synchronous sampling can be realized. The highest sampling rate of each channel reaches 65 MS/s and the accuracy is 12 bit. The data acquisition circuit consists of three parts including ADC front end, ADS5232 and FPGA, which support single-end signal and difference signal analog inputs, FPGA is used to realize high speed control and to design the interface with external application circuit for connection and the RAM on chip is configurated as data buffer. This circuit can realize high speed AD, control, cache and interface with external logic.
关 键 词:高速数据采集 ADS5232芯片 ADC前端 现场可编程门阵列
分 类 号:TP213[自动化与计算机技术—检测技术与自动化装置]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.195