基于HEVC的IDCT变换的VLSI设计与实现  

VLSI Design of 2D IDCT Architecture for HEVC

作　　者：陈双双[1] 洪亮[1] 何卫锋[1] 毛志刚[1] 

机构地区：[1]上海交通大学微电子学院,上海200240

出　　处：《微电子学与计算机》2013年第7期55-59,共5页Microelectronics & Computer

摘　　要：HEVC(High Efficient Video Coding)是继H.264/AVC之后正在研发的新一代视频编码标准.与之前的视频编码标准不同的是,HEVC提出了不同尺寸的变换编码单元来进行图像的空间冗余压缩.本文设计了一种面向HEVC的32点二维IDCT的全流水电路结构.为了减少I/O带宽压力和硬件开销,电路采用了单端口输入输出、蝶形运算展开以及奇偶分离累加的方法.在TSMC90nm工艺下综合得到该电路最快工作频率为315MHz,电路总门数为47K.仿真结果显示该电路结构可以在300MHz频率下对分辨率为4096×2048的超高清视频做30帧/秒的32点IDCT解码.High Efficiency Video Coding（HEVC）is the currently developing video coding standard beyond H.264/ AVC.Differing from previous video codec standards,HEVC proposes the variable block size Transform Unit（TU） to conduct spatial redundancy compression.In this paper,a novel fully pipelined 2-D 32×32IDCT architecture based on HEVC is presented.To reduce the I/O peak bandwidth and hardware overhead,single-port I/O,the butterfly unrolling and the Odd/Even accumulation separation method is adopted.Using TSMC90nm technology,the proposed architecture is implemented with the maximum work frequency at 315MHz with 47KGates.Simulation results show that the proposed architecture is able to process 4096×2048@30fps image with 32×32IDCT.

关 键 词：HEVC IDCT VLSI 奇偶分离累加 低I O带宽 

分 类 号：TN402[电子电信—微电子学与固体电子学]