检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]天津工业大学电子与信息工程学院,天津300389
出 处:《计算机技术与发展》2013年第9期155-157,161,共4页Computer Technology and Development
基 金:天津市自然科学基金项目(08JCYBJC14700)
摘 要:由于数字通信在抗干扰性、保密性以及数字信号处理方面的优越性,它的应用越来越广泛。数字调制技术作为这个领域中极为重要的一个方面,也得到了迅速发展。目前,在数字通信中,人们广泛采用DPSK调制技术。为了增强DPSK调制系统的集成度,采用FPGA开发平台来实现调制系统。将差分编码模块、余弦信号发生器和信号源接口集成在单片FPGA上,再通过数模转换器将输出的数字信号转换为模拟信号发送出去。整个设计基于Xilinx公司的ISE10.1开发平台,使用Verilog编程语言,并在Spartan-3E实验板上验证成功。该设计提高了系统集成度。As a result of the advances in anti-interference, confidentiality and digital signal processing, the application of the digital com- munication is more and more widely. Digital modulation technology as a crucial part in this field, also has been rapid development. At present, DPSK modulation technique is used widely in the digital communication. In order to enhance the integration of the DPSK modu- lation system, based on FPGA development platform realize the system. The differential coding module, cosine signal generator and source interface are integrated in a single piece of FPGA, and then the output of the digital signal is converted into analog signal and sent out by DA converter. Based on the platform of ISE10.1, using Verilog language, the whole design is realized on the board of Sparten-3E, and it reduces the system cost, and improves the level of integration.
分 类 号:TN761.8[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.158