检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:姜齐荣[1] 王亮[1] 张春朋[1] 洪芦诚[1] 魏应冬[1] 谢小荣[1]
机构地区:[1]电力系统及发电设备控制和仿真国家重点实验室,清华大学,北京市100084
出 处:《电力系统自动化》2013年第18期113-119,共7页Automation of Electric Power Systems
基 金:国家科技支撑计划资助项目(2007BAA12B02;2011BAA01B03)~~
摘 要:提出了一种由锁频环(FLL)和初相角锁相环(PLL)构成的新型三相PLL。FLL采用了一种新型的微分算法来检测频率误差,可避免由电压相角或幅值突变导致的频率检测误差。该新型PLL采用频率自适应数字滤波器(FADF)滤除输入信号中的谐波和噪声,提高了相角的检测精度。FADF利用多重化延时信号消除算法消除频率较低的谐波,然后通过巴特沃斯低通滤波器滤除高次谐波和噪声,可以在dq域准确、迅速地提取基波正序电压。同时,初相角PLL拥有较高的特征频率,使得新型PLL可以在相角突变后迅速地实现同步。通过仿真和实验对新型PLL的性能进行了验证,且为了适用于计算能力较差的控制器,给出了新型PLL的简化方案。This paper proposes a new three-phase phase-locked loop (PLL) consisting of a frequency-locked loop (FLL) and an initial phase angle PLL.The FLL employs a new differential algorithm to detect frequency error.The algorithm is able to bypass frequency detection error caused by phase jumps and voltage abrupt changes.The proposed PLL employs a frequency adaptive digital filter (FADF) to filter harmonics and noises in the input voltage.The FADF employs multistage delayed signal cancellation (DSC) to eliminate low-frequency harmonics.Then higher frequency harmonics and noises are removed by the Butterworth low-pass filter.The FADF can quickly and accurately extract the fundamental frequency positive sequence in the dq domain.Meanwhile,the initial phase angle PLL has a high natural frequency which makes it possible for the proposed PLL to rapidly realize synchronization after phase angle jumps.Simulations and experiments have proved the effectiveness of the proposed PLL.For its application in low cost controllers,a simplified algorithm of the PLL is presented.
关 键 词:锁相环 电网同步 锁频环 延时信号消除 数字滤波器
分 类 号:TN911.8[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.147.52.13