检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:JIANG Fan WU DanYu ZHOU Lei WU Jin JIN Zhi LIU XinYu
机构地区:[1]Institue of Microelectronics, Chinese Academy of Sciences
出 处:《Science China(Information Sciences)》2014年第1期287-292,共6页中国科学(信息科学)(英文版)
基 金:supported by National Basic Research Program of China(Grant No.2010CB327505)
摘 要:Ultra high speed and moderate resolution ADCs with low latency are demanded in many appli- cations. A 4-GS/s 8-bit ADC is implemented in the 0.35 μm SiGe BiCMOS technology. It is based on the two-channel time-interleaved architecture and each sub-ADC employs the two-stage cascaded folding and inter- polating topology which guarantees the low-latency property. Calibration circuits are introduced to compensate for the mismatch between the two sub-ADCs. The whole chip area is about 4.0×4.0(mm2). The ADC exhibits DNL of 0.26/ 0.34 LSB and INL of 0.96/ 0.92 LSB. The ENOB is 7.1 bits and the SFDR is about 56 dB at 10.1 MHz input. The SNDR is above 42 dB over the first and the second Nyquist zone. The SFDR is above 45 dB over the first Nyquist zone and the second Nyquist zone. The ERBW is about 1.4 GHz.Ultra high speed and moderate resolution ADCs with low latency are demanded in many appli- cations. A 4-GS/s 8-bit ADC is implemented in the 0.35 μm SiGe BiCMOS technology. It is based on the two-channel time-interleaved architecture and each sub-ADC employs the two-stage cascaded folding and inter- polating topology which guarantees the low-latency property. Calibration circuits are introduced to compensate for the mismatch between the two sub-ADCs. The whole chip area is about 4.0×4.0(mm2). The ADC exhibits DNL of 0.26/ 0.34 LSB and INL of 0.96/ 0.92 LSB. The ENOB is 7.1 bits and the SFDR is about 56 dB at 10.1 MHz input. The SNDR is above 42 dB over the first and the second Nyquist zone. The SFDR is above 45 dB over the first Nyquist zone and the second Nyquist zone. The ERBW is about 1.4 GHz.
关 键 词:time-interleaved FOLDING interpolating analog-to-digital converter(ADC) track-and-hold ampli-fier
分 类 号:TN792[电子电信—电路与系统] TN949.27
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.74