时间交织流水线ADC的双采样保持电路设计  

Design of DS/H Circuit for a Time-interleaved Pipelined ADC

作　　者：史志峰[1] 王卫东[1] 

机构地区：[1]桂林电子科技大学信息与通信学院,广西桂林541004

出　　处：《微电子学与计算机》2014年第4期168-172,共5页Microelectronics & Computer

摘　　要：基于SMIC0.18μm,1.8V工艺,设计了一种新型的双采样保持电路,可用于12bit、100MHz采样频率的时间交织流水线(Pipelined)ADC中.设计了一种采用了增益增强技术并带有一种改进的开关电容共模反馈电路的全差分运放.并且针对该双采样保持电路设计了特定的时钟发生电路.在cadence电路设计平台中利用Spectre仿真,结果表明:该采样保持电路可以实现12位、100MS/s采样速率和15mW功耗,满足系统设计要求.This paper presents a new type of double sampling / holding circuit based on SMIC0. 18 /zm , 1. 8 V process. It can be used for 12 bit, 100 MHz sampling frequency, time interleaving pipeline AI3C. Gain-boosted technique has been introduced and an modified switched capacitor common mode feedback circuit is attached to the amplifier in this paper. And for the double sampling and holding circuit, design specific clock generation circuit . Simulation has been run in Spectre under Cadence platform. The result shows that this circuit is specially used in a 12 bit, 100 MHz sampling frequency high speed pipelined ADC and the power consumption is 15 mW, which meets the design requirement.

关 键 词：双采样保持电路 栅压自举开关 流水线ADC 时间交织 

分 类 号：TN432[电子电信—微电子学与固体电子学]