检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]国防科技大学电子科学与工程学院,湖南长沙410073
出 处:《国防科技大学学报》2014年第2期124-128,共5页Journal of National University of Defense Technology
基 金:国家863计划资助项目;青年科学基金项目(61201166)
摘 要:提出了一种变速率调制系统的设计方法。基于现场可编程门阵列(FPGA),在硬件系统中实现了新方法。所设计的系统能够处理(13.5~300)Mbps连续变化的比特速率。通过将整个可变速率范围分成若干小段,分别经过不同倍数的采样滤波,保证了所有符号速率对应的数据能够被调制到数模转换芯片(DAC)处理范围内。给出了系统整体设计结构,分析了硬件实现时的难点,论述了并行采样滤波与并行载波生成等设计方法。硬件实现结果表明,所提出的设计方法能够实现对较宽范围内连续可变速率信号的调制。系统的易扩展性也保证了所设计结构能够处理更宽的变速率范围。A variable modulator scheme is presented. The hardware system adopting the proposed approach was accomplished based on field programmable gate array( FPGA). The proposed system can deal with signals with bit rate even varying from( 13. 5 ~ 300) Mbps continuously. By splitting the whole rate range into several small parts and filtering the input data with different interpolation times,the correctness of transferring all rates into the dealing range of digital analog convert( DAC) was ensured. The architecture of system was devised and the difficulties in hardware realization were analysed. The ways to solve the pivotal problem were particularly indicated. Realization on FPGA demonstrates the good performance of the proposed idea. The expansibility of system makes it easy to be applied in wider rate bound.
关 键 词:变速率 调制器 比特速率 并行滤波 现场可编程门阵列 数模转换芯片
分 类 号:TN761[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.216.147.211