检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]中国航空计算技术研究所,陕西西安710068
出 处:《计算机技术与发展》2014年第10期51-54,共4页Computer Technology and Development
基 金:"十二五"微电子预研(51308010601);总装预研基金(9140A08010712HK61095);中国航空工业集团公司创新基金(2010BD63111)
摘 要:多总线接口信号处理SoC芯片是以信号处理DSP为核心集成了多个总线接口的片上系统,该SoC涉及的总线协议众多,验证复杂、工作量大,验证将是该SoC芯片开发的瓶颈。为了缩短多总线接口信号处理SoC芯片的开发周期,提高该SoC芯片的一次流片成功率,必须采用更为可靠和有效的验证方案。以SoC验证流程及方法为指导,重点介绍了多总线接口信号处理SoC虚拟验证平台的构建和具体实施。验证结果表明,该验证平台能高效、全面验证芯片功能,提高了芯片验证效率,缩短了整个芯片开发周期,为芯片的成功投片提供了可靠保障。Multibus interface signal processing SoC chip is a system on chip with DSP as the core integrating more bus interface. This SoC refers various bus protocol,being complex verification,and have much workload,verification will be the bottleneck of this SoC chip de-velopment. To shorten the development period of multibus interface signal processing SoC chip and increase the success rate of this SoC chip tape-out,must use more credible and effective verification scheme. Taking SoC verification procedure and method as the guidance, focus on the construction and implementation of virtual verification platform for multibus interface signal processing SoC. The verification result indicates this verification platform can efficiently and fully validate the logical function of the SoC chip,improving chip verification efficiency,shortening the whole chip development period,and provide credible guarantee for taping out successfully.
分 类 号:TP39[自动化与计算机技术—计算机应用技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.15