检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:眭建锋 梁振[1] 胡孝朋[2] 周小强[1] 何珊[1] 陈月明[1] 何文胜[1]
机构地区:[1]安徽医科大学生命科学学院生物医学工程系,合肥230032 [2]安徽医科大学第一附属医院放射科,合肥230032
出 处:《北京生物医学工程》2014年第4期393-396,407,共5页Beijing Biomedical Engineering
基 金:安徽省高等学校省级优秀青年人才基金项目(2012SQRL068ZD);安徽省自然科学基金资助项目(1308085QC55);安徽医科大学校科学研究基金项目(2011xkj012)资助
摘 要:目的功能磁共振(functional magnetic resonance imaging,fMRI)在采集图像数据时,有两种同步信号输出方式:其一,每采集一层图像输出一个同步信号;其二,采集一幅脑图输出一个同步信号。由于第一种输出方式中同步信号过于密集,导致刺激计算机无法及时记录同步信号,从而失去同步。为此本文设计出一种基于复杂可编程逻辑器件(complex programmable logic devices,CPLD)的单参数(同步参数)同步器。方法采集一幅脑图时,该同步器对第一种同步信号的上升沿进行计数,计数期间输出维持高电平,直到最后一个同步信号到来,才把输出拉低为低电平,从而实现第一种同步信号到第二种同步信号的转换。然后用Quartus 9.1对信号转换进行仿真以验证其功能。结果经过CPLD处理器后,第一种同步信号被处理成第二种同步信号。此外,基于本设计做出的同步器亦成功应用于GE Sigma3.0T。结论本文设计了具有同步信号转换能力的同步器,成功实现了输出方式的转变。该同步器达到同步信号转换要求,并具有较好的兼容性。Objective Synchronization signal has two output types in the acquisition of the image data by functional magnetic resonance imaging (fMRI). One type is that a synchronization signal is outputted after acquiring each layer image. The other type is that a synchronization signal is outputted after acquiring a whole brain map. However, for the first type of synchronization signal, there is a loss of synchronization because the synchronization signal is too dense to be recorded in time by the stimuli-controlled computer. Therefore, in this paper a single parameter (synchronous parameter) synchronizer is designed based on CPLD. Methods The synchronizer counts the positive edge of the first type of synchronization signal in the acquisition of a brain map. Meanwhile, the output of the synchronizer remains high level and will not be pulled down to low level during the counting period until the last synchronization signal is coming. The synchronizer achieves the translation of the synchronous signal from the first type into the second type. Then we simulate the signal conversion by Quartus 9.1 to verify its functionality. Results The first synchronization signal is processed into the second synchronization signal through the CPLD processor. In addition, the synchronizer based on this design is also successfully applied to GE Sigma 3.0T. Conclusions This research designs a synchronizer which has conversion
分 类 号:R318.6[医药卫生—生物医学工程]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.184