A Fast Quantitative Analysis and Performance Estimation Method of SoC Bus Architectures  

作　　者：Jaesung Lee 

机构地区：[1]Department of Electronic Engineering, Korea National University of Transportation

出　　处：《Chinese Journal of Electronics》2014年第4期682-687,共6页电子学报（英文版）

基　　金：supported by Basic Science Research Program through the National Research Foundation of Korea(NRF);funded by the Ministry of Education,Science and Technology(No.2012R1A1A1038515)

摘　　要：Various multi-layered bus architectures are now being used in the So C industry. Reckless use of bus layers may result in low utilization of communication resource and waste silicon area. This paper introduces a quantitative analysis at the initial stage of So C design.The time complexity is examined and it is found that their scale is the order of n to the power of n, or combinatorial,and thus the problem is NP-complete. The paper proposes some heuristic methods through in-depth investigation and applies them to each step of the exploration to reduce the time complexity. The exploration processes and the proposed methods are implemented as a software program and several experiments are performed. From the results, the performance of SNP turns out to be significantly enhanced and achieves 25% enhancement in comparison with a defacto standard bus, AXI. For time complexity, the reduction ratio goes down to 3.7 × 10-6.Various multi-layered bus architectures are now being used in the SoC industry. Reckless use of bus layers may result in low utilization of communication resource and waste silicon area. This paper introduces a quantitative analysis at the initial stage of SoC design. The time complexity is examined and it is found that their scale is the order of n to the power of n, or combinatorial, and thus the problem is NP-complete. The paper proposes some heuristic methods through in-depth investigation and applies them to each step of the exploration to reduce the time complexity. The exploration processes and the proposed methods are implemented as a software program and several experiments are performed. From the results, the performance of SNP turns out to be significantly enhanced and achieves 25% enhancement in comparison with a defacto standard bus, AXI. For time complexity, the reduction ratio goes down to 3.7× 10^-6.

关 键 词：SYSTEM-ON-CHIP On-chip bus Design automation Multi-layered architecture. 

分 类 号：TN47[电子电信—微电子学与固体电子学]