基于视频行场消隐期的大容量FLASH存储控制器  

Large capacity FLASH video storage controller base on blanking period of line and field signals

作　　者：杨金宝[1] 李飞[1] 郄军伟 

机构地区：[1]北京环境特性研究所光学辐射重点实验室,北京100854

出　　处：《光学精密工程》2015年第4期1153-1160,共8页Optics and Precision Engineering

基　　金：航天创新基金资助项目(No.K3010199S142)

摘　　要：为克服传统大容量FLASH视频存储控制器时序设计复杂、缓存资源要求较高的缺点,设计了一种利用视频行场信号消隐期进行时序控制的FLASH视频存储控制器。该控制器基于FPGA时序设计,利用视频行场同步信号消隐期时间写入FLASH的读出和写入控制命令。由于无需缓存资源即可实现多级流水线的设计,提高了时序控制效率,简化了时序设计过程。基于Verilog硬件描述语言,设计了3级流水线和并行控制时序,数据达120 MB/s,实现了对2 048pixel×1 752pixel/15frames高速视频数据的实时存储与回放。仿真与实验结果均表明,系统时序设计正确,大容量FLASH阵列读写操作正常,可实现视频数据的采集、存储、回放等多种功能。A FLASH video storage controller using the blanking period of line and field signals to control time sequence was designed to overcome the disadvantages of complex timing design and large cache resource requirements of traditional ones.The controller was designed based on the Field Programming Gate Array（FPGA）and its reading and writing control commands were input FLASH by line and field signals on the blanking period.In this way,the multistage pipeline could be implemented without cache resources,design control timing was greatly simplified and cache resources were saved.Additionally,a three-stage pipeline was designed based on the Verilog software describing language,which realizes the real-time storage and playback of 2048pixel×1752pixel/15 frames in high speed video data with the throughput rate as high as 120MB/s.Simulation and experiment results show that the system timing design is correct,and large capacity FLASH array reading and writing operation is right.The design can accomplish multifunction operations such as realtime control,storage and the playback of high speed video data.

关 键 词：FLASH存储控制器 大容量FLASH 现场可编程门阵列(FPGA) 消隐期 

分 类 号：TP333.5[自动化与计算机技术—计算机系统结构] TN941[自动化与计算机技术—计算机科学与技术]