一种基于FPGA的高精度同步信号生成设计与实现  

Design and implementation of a generation of nanosecond synchronization signal based on FPGA

作　　者：陈昱均 孙希延[1] 纪元法[1] 

机构地区：[1]桂林电子科技大学信息与通信学院,广西桂林541004

出　　处：《桂林电子科技大学学报》2015年第3期178-181,共4页Journal of Guilin University of Electronic Technology

基　　金：国家自然科学基金(61162007;61271284;61362005);广西自然科学基金(2013GXNSFA019004);广西无线宽带通信与信号处理重点实验室主任基金(GXKL0614102)

摘　　要：针对特定通信系统中需要实现快速、高精度的时间同步需求,设计了一种基于FPGA同步信号生成的系统方案。系统以C/A码码片为最小时间刻度,通过对信号中码片数计数输出秒脉冲信号,并在同源情况下,根据码相位累加器溢出后残余值的特点,调整秒脉冲信号的输出位置。结果表明,调整后的秒脉冲信号同步精度能达到纳秒级,在工程上具有一定的应用价值。To satisfy demands of the specific communication system on fast-high precision time synchronization,a scheme of synchronizing signal generated based on FPGA is designed.C/A code-chip is the minimum time calibration for this system, 1PPS signal is exported by computing chip number,and according to character of residual value produced by code phase ac-cumulator,the output location of second pulse signal is adj usted in the same clock source.Interrelated analyses show the synchronization error of second pulse can be controlled within nanosecond after adj ustment.This scheme is of certain refer-ence value to engineering application.

关 键 词：秒脉冲信号 码相位累加器 同步精度 

分 类 号：TN911[电子电信—通信与信息系统]