检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:王选择[1,2] 王刚[1] 杨练根[1,2] 曾志祥[1] 肖康达
机构地区:[1]湖北工业大学机械工程学院,湖北武汉430068 [2]湖北省现代制造质量工程重点实验室,湖北武汉430068
出 处:《仪表技术与传感器》2015年第6期107-110,共4页Instrument Technique and Sensor
基 金:国家自然科学基金项目(51175154;51275157);湖北省杰出青年人才基金项目010CDA088);教育厅中青年项目(Q20101405;Q20101407);湖北省科技厅项目(2010CDB03104)
摘 要:针对电流调制式频率扫描绝对距离测量对信号采集的特点,应用FPGA逻辑功能与高速串行A/D转换芯片AD7812设计了一种高集成度的数据采集系统。该采集系统一方面满足与电流调制电路同步触发的要求,另一方面实现了采样频率严格一致与大数据的后台缓存目的,适合于测量系统对采样信号的后续处理。采集系统主要包括FPGA的A/D转换控制、软硬同步触发、FIFO高速缓存等模块,完成电流正负调制有效区干涉信号的多路准同步实时采集。运用FPGA内嵌的Nios软核与上位机的串行通讯功能,提取缓存的实验数据显示,验证了该采集系统的有效性与实用性。In view of characteristics of the current modulation frequency scanning in absolute distance measurement signal acquisition,the data acquisition system with high level of integration was designed by using logic function of FPGA and high speed serial A / D conversion chip AD7812. On the one hand,the acquisition system meet the requirements of synchronized trigger with current modulation circuit,on the other hand,it realized the purposes of strict accordance with the sampling frequency and the big background for data caching. So,it is suitable for the measuring system subsequent processing of sampled signal. Acquisition system mainly included A / D conversion control of the FPGA,synchronous trigger between software and hardware and FIFO module,to complete the multi-channel synchronous real-time acquisition of interference signal that from effective area which has been current plus or minus modulation. Using the FPGA embedded Nios soft core and PC serial communication function to extract and display the experimental cache data,this paper verified the effectiveness and practical of the acquisition system.
分 类 号:TN919.6[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49