基于EV10AQ190的高速ADC接口设计  

Design of Interface Circuit for High Speed ADC Based on EV10AQ190

作　　者：肖汉波[1] 

机构地区：[1]中国工程物理研究院电子工程研究所,四川绵阳621900

出　　处：《电子器件》2015年第3期569-575,共7页Chinese Journal of Electron Devices

基　　金："十二五"国防预研项目

摘　　要：针对E2V公司的高速ADC芯片EV10AQ190,提出了一种高速ADC接口电路设计方案。首先简要介绍了高速ADC芯片EV10AQ190技术特点,然后重点叙述了影响高速ADC接口电路性能的两大关键技术:FPGA片同步技术和多路ADC校正技术,最后给出了硬件调试及实验结果。实验结果表明,该高速ADC接口电路采样率可稳定工作在4GHz以上。这种方案已成功应用到某宽带雷达回波模拟系统的设计中。Based on the application of EV10AQ190,a design scheme for high speed ADC interface circuit is presented. Firstly,the technical characteristics of EV10AQ190 are briefly introduced. Secondly,FPGA CHIPSYNC and multi-channel calibration are emphasized as two key technological points. Finally,the results of experiments and hardware debugging are shown,which have verified that this ADC interface circuit can be capable of working stably at a frequency higher than 4 GHz. This solution has been utilized in the design of a wide-banded radar echo simulator.

关 键 词：高速ADC EV10AQ190 片同步 多路校正 FPGA 

分 类 号：TN792[电子电信—电路与系统]