检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
出 处:《仪表技术与传感器》2015年第12期39-41,共3页Instrument Technique and Sensor
基 金:国家自然科学基金(11175100);北京市属高等学校高层次人才引进与培养计划项目(YETP0114)
摘 要:在数字控制磁轴承系统中,由于功放的开关电流等因素,输入信号中会混有噪声,需要对输入信号进行数字滤波。如果输入信号的采样率不够高,则无法滤除信号中的高频噪声。针对这一问题,本文为DSP核心板设计一种基于FPGA的扩展电路,与DSP核心板共同组成磁轴承数控平台,期望在不加重DSP的运算负担的情况下,通过FPGA丰富的片上资源实现信号的过采样,并对信号进行平均去噪处理,提高数字控制的性能。同时,为了实现在线查看并诊断系统运行情况,电路中还配置有SDRAM,存储采集到的信号。该设计结构简单,性能稳定可靠。实验结果表明该设计能够实现信号的过采样及后续处理,降低信号的噪声,提高数控性能。In an electromagnetic bearing system using digital control,due to factors such as switch current of power amplifiers,noise will induce into the signal path. So a digital filter is needed before signal sampling. If the sampling rate for the input signal is not high enough,it's hard to filter out high frequency noise from the input signals. To solve this problem,a FPGA based expanded circuit was designed and used to form a digital control platform together with the DSP board. With the rich on-chip resources in the FPGA chip,it was reasonable to realize oversampling of the input signals without increasing the computing burden of the DSP. At the same time,in order to view the sampled signals and monitor the system online,the circuit was also equipped with a SDRAM to store the sampled data. This design had a simple structure and reliable performance. Experimental results show that the circuit can achieve the required signal oversampling and the subsequent data processing. The signal noise can be effectively reduced without performance degradation.
分 类 号:TM710[电气工程—电力系统及自动化]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.138.140.5