检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:ZHONG Yinghui ZANG Huaping WANG Haili SUN Shuxiang LI Kaikai DING Peng JIN Zhi
机构地区:[1]School of Physics and Engineering,Zhengzhou University [2]Institute of Microelectronics,Chinese Academy of Sciences
出 处:《Chinese Journal of Electronics》2016年第3期448-452,共5页电子学报(英文版)
基 金:supported by the National Natural Science Foundation of China(No.61404115,No.61434006);the Postdoctoral Science Foundation of Henan Province(No.2014006)
摘 要:PMGI/ZEP520A/PMGI/ZEP520 A fourlayer resist stack is firstly proposed for T-gates fabrication of InP-based High electron mobility transistors(HEMTs).Gate-head and gate-foot are exposed in single-step Electron beam lithography(EBL), which avoids alignment deviation by automatic self-alignment. The newly introduced PMGI at the bottom greatly improves the adhesiveness of ZEP520 A resist with the substrate. The optimal gate-foot length reaches 101 nm for a design of 50 nm gate footprint pattern, and which can be improved to be 66.8nm for 30 nm gate footprint pattern. Finally, Tgates in nanometer regime have been successfully incorporated into InP-based HEMTs fabrication. Benefiting from both the narrow gate-foot and the reduced parasitic gatecapacitance by single-step EBL technique with the fourlayer resist stack, the fabricated devices with gate-foot length of 101 nm demonstrate excellent DC and RF performances: the maximum extrinsic transconductance, the current-gain cutoff frequency and maximum oscillation frequency are 1051 m S/mm, 249 GHz and 415 GHz, respectively.PMGI/ZEP520A/PMGI/ZEP520 A fourlayer resist stack is firstly proposed for T-gates fabrication of InP-based High electron mobility transistors(HEMTs).Gate-head and gate-foot are exposed in single-step Electron beam lithography(EBL), which avoids alignment deviation by automatic self-alignment. The newly introduced PMGI at the bottom greatly improves the adhesiveness of ZEP520 A resist with the substrate. The optimal gate-foot length reaches 101 nm for a design of 50 nm gate footprint pattern, and which can be improved to be 66.8nm for 30 nm gate footprint pattern. Finally, Tgates in nanometer regime have been successfully incorporated into InP-based HEMTs fabrication. Benefiting from both the narrow gate-foot and the reduced parasitic gatecapacitance by single-step EBL technique with the fourlayer resist stack, the fabricated devices with gate-foot length of 101 nm demonstrate excellent DC and RF performances: the maximum extrinsic transconductance, the current-gain cutoff frequency and maximum oscillation frequency are 1051 m S/mm, 249 GHz and 415 GHz, respectively.
关 键 词:T-gate High electron mobility transistors(HEMTs) InP ZEP520A Electron beam lithography(EBL)
分 类 号:TN386[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.188