检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:万立[1] 贺雅娟[1] 张波[1] 李金朋[1] 马斌[1]
机构地区:[1]电子科技大学微电子与固体电子学院,成都610054
出 处:《微处理机》2016年第4期1-4,共4页Microprocessors
摘 要:相比于同步时序电路,异步时序电路具有更低的功耗、更高的鲁棒性、更低的压降(IR-drop)等明显优势。正是由于这些显著优势,在如今亚微米级乃至深亚微米级工艺线宽条件下,异步时序电路越来越受到电路设计者的重视。然而,由于缺乏成熟的专门对异步时序电路设计的设计软件和硬件描述语言,异步时序电路设计并未形成如同步时序电路设计般的标准设计流程。现存的异步时序电路设计方法虽然能设计一定规模的异步时序电路,但存在明显的缺陷。提出一种基于AMS(Analog Mixed-Signal)的异步时序电路设计方法,该方法完全采用现今主流的商业软件,并与同步时序电路设计软件相兼容。Compared to synchronous sequential circuits, the asynchronous sequential circuits are paid attention to by more and more designers because of its advantages of lower power consumption, higher robustness and lower IR - Drop. However, due to the lack of the special design software and hardware description language for asynchronous sequential circuits, the standard design process such as synchronous sequential circuits design process is not conducted. It makes the design of asynchronous sequential circuits very hard. Although the certain scale of asynchronous sequential circuits is designed in existing asynchronous sequential circuits, the fault is obvious. This paper presents a design method to asynchronous sequential circuits based on AMS which uses the popular commercial software and is compatible with synchronous sequential circuit design software.
关 键 词:异步时序电路 鲁棒性 压降 同步时序电路 设计方法
分 类 号:TN401[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.38