检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:陈海波[1,2] 孟桥[2] 李冬[2] 张昆仑[1,2] 王林锋[2]
机构地区:[1]东南大学集成电路学院,南京210096 [2]东南大学射频与光电集成电路研究所,南京210096
出 处:《电子器件》2016年第4期874-878,共5页Chinese Journal of Electron Devices
基 金:中央高校基本科研业务费专项项目(3227005710);江苏省普通高校研究生科研创新计划项目(3227005710);江苏高校品牌专业建设工程项目
摘 要:无线通信收发系统需要锁定时间较短的锁相环,从而提高数据传输速率。主要对PFD和电荷泵模块进行研究,消除了PFD的盲区,引入的推入式电荷泵加快了锁相环的入锁。在此基础上设计了一种快速锁定电荷泵锁相环(CP-PLL),并采用TSMC 0.35μm CMOS工艺,Cadence Spectre/Virtuoso仿真工具对其进行验证。经测试,PLL能实现信号频率从203.4 MHz^286.6 MHz范围内的锁定,锁定时间小于60个时钟周期,相位噪声-107.75 d Bc/Hz@1 MHz,功耗小于13.15 m W。PLL applied in the wireless transceiver system needs lower locked time in order to improve data transfer. The PFD(Phase Frequency Detector)and CP of the PLL were mainly researched. The blind area of PFD was eliminated and the push-CP was drawn into to speed up the PLL. On the basis of the two circuits, a fast locking CP-PLL was designed. Based on the process of TSMC 0.35 μm CMOS, the performance of PLL was verified by the tool of Cadence Spectre/Virtuoso. It was tested that the locked time was 60 clock cycles,the phase noise was -107.75 dBc/Hz at 1 MHz, the power consumption was less than 13.15 mW and the PLL could be fast locked when the signal frequency ranged from 203.4 MHz to 286.6 MHz.
关 键 词:无线通信收发系统 盲区 电荷泵锁相环 快速入锁 相位噪声
分 类 号:TN911.8[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.15