检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]中北大学电子测试技术重点实验室,太原030051
出 处:《电子器件》2016年第6期1397-1401,共5页Chinese Journal of Electron Devices
摘 要:介绍了一种基于时间交替采样结构的高速ADC系统,整个系统采用全数字方式实现时间交替采样技术,结构灵活多变。使用2片ADC芯片及外围电路、FPGA作为逻辑控制和数据接收缓存,来搭建时间交替ADC系统的硬件电路。其最高采样率可达400 Msample/s,采样精度为12 bit。通过分析时间交替ADC系统的原理及其通道误差特性,利用Matlab分析通道失配误差来源,对采集到的数据进行误差估计和校正。A high-speed ADC system based on time-interleaving technology is introduced ,it realized the time-interleaving technology in digital way ,and the system is flexible. Using two ADC chips and other peripheral equipments,with FPGA as the logic control and data receive cache the hardware circuit of ADC sampling system is built based on time-interleaving technology. The maximal sample rate of this system is up to 400 Msample/s,and the precision is 12 bit. By means of analyzing the time-interleaved ADC system and its channel mismatch error , Matlab is uesd to analyse the source of the channel mismatch error as well as estimate and calibrate the errors of the collected data.
分 类 号:TN957.5[电子电信—信号与信息处理]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.229