检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]重庆邮电大学光电工程学院,重庆400065 [2]模拟集成电路重点实验室,重庆400060
出 处:《微电子学》2017年第3期317-321,共5页Microelectronics
摘 要:高精度D/A转换器的实际精度往往低于理论上的精度。针对这个长期困扰的难题,在设计16位D/A转换器的过程中,提出了一种熔丝修调技术,即通过修调电流源输出端的电流,有效地减小电流源失配和有限输出阻抗对D/A转换器的DNL和INL的影响,大幅度提高D/A转换器的精度。基于0.18μm CMOS工艺的测试结果表明:在采用熔丝修调技术前,该电路的DNL和INL分别为-0.72~9.07LSB和-5.55~18.1LSB;在采用熔丝修调技术后,该电路的DNL和INL分别为-3.95~0.70LSB和1.94~8.06LSB。当输入信号频率为102 MHz、采样频率为500MHz时,SFDR达到82.16dBc,完全满足D/A转换器高精度的要求。The actual precisions of D/A converters are often lower than the theoretical precisions, especially for high accuracy D/A converters. Aimed at this long-term vexed problem in 16-bit D/A converters, a fuse trimming technique was proposed. By trimming the output current of current sources, the influence of current source's mismatch and finite output impedance on the DNL and INL of the D/A converters could be effectively reduced, so the accuracy of the D/A converters could be greatly improved. Based on a 0.18 μm CMOS process, the tested results showed that the measured DNL and INL were -0.72 - 9.07 LSB, -5.55 - 18.1 LSB respectively before fuse trimming, and the measured DNL and INL were -0.70-3.95 LSB, 1.94-8.06 LSB respectively after fuse trimming. The SFDR was 82.16 dBc at 500 MHz sampling Irequency and 102 MHz input signal frequency. It met the requirements of high precision for D/A converters.
分 类 号:TN792[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.15