AIS多小区同频信号实时盲分离的FPGA设计  

FPGA Design of Real-Time Blind Source Separation for AIS Multi-cell Co-channel Signals

作　　者：唐然[1,2] 吴虹 赵迎新[1,2] 穆巍炜 徐锡燕[1,2] 马肖旭 刘兵[1,2] 刘之洋 

机构地区：[1]南开大学电子信息与光学工程学院,天津300350 [2]天津市光电传感器与传感网络技术重点实验室,天津300350

出　　处：《电子学报》2017年第9期2121-2126,共6页Acta Electronica Sinica

基　　金：国家自然科学基金(No.61571244;No.61501262);天津市科技计划项目(No.16YFZCSF00540)

摘　　要：针对船舶自动识别系统(Automatic Identification System,AIS)中相邻多个小区的同频信号相互干扰、无法解调的问题,该文采用多天线接收混合信号,通过在FPGA上设计独立成分分析(Independent Component Analysis,ICA)算法来对混合信号进行实时盲分离.为满足实时性,文中用符号函数代替双曲正切函数对样点数据作非线性映射,简化迭代运算;并将样点数据分块存储,用于并行计算.同时实现了高精度特征分解(Eigen Value Decomposition,EVD),用于对混合数据进行白化.最后将设计的FPGA系统在Xilinx Isim中仿真,结果表明,主频20MHz时,系统在850μs内完成了从4路512点AIS混合信号中分离出了三路源信号.本文的设计也可应用于雷达、声纳等可能存在同频干扰的实时信号处理系统.In order to demodulate the mixed co-channel automatic identification system（ AIS） signals from neighbor cells,a multi-antenna receiver system is employed where the FPGA based independent component analysis（ ICA） algorithm is implemented to separate the mixtures. To achieve real-time processing,we simplify the iteration formula by using sign function instead of hyperbolic tangent for nonlinear mapping,reducing the hardware complexity. Furthermore,a parallel iteration structure is adopted to improve the real-time performance. The paper also designs high precision eigen value decomposition（ EVD） module to whiten the received mixtures. Finally,the FPGA design is simulated in Xilinx software platform Isim. Simulation results showthat,when clocked at 20 MHz,the system completes separating 4 channels of 512 points mixed AIS signals within 850μs. This design can also be applied in radar,sonar and other real-time processing systems where cochannel interference may exist.

关 键 词：多小区同频干扰 多天线 盲分离 独立成分分析 特征分解 FPGA 

分 类 号：TP391[自动化与计算机技术—计算机应用技术]