检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:周叶华[1] 叶宝盛[1] 程明[1] 钱焕裕[1]
机构地区:[1]中国电子科技集团公司第三十六研究所,浙江嘉兴314033
出 处:《电讯技术》2018年第2期219-224,共6页Telecommunication Engineering
基 金:国防重点实验室基金(9140C130201150C13065)
摘 要:为了提高频综的频谱纯度,提出了一种新型多级子谐波混频锁相环的设计方法,研制了一款超低相噪频综。介绍了该频综的设计方案,分析了关键技术,仿真和论证了相位噪声和杂散抑制等主要指标,最后对该频综进行了研制和实际测试。测试结果如下:工作频率为4 500~7 600 MHz,频率步进小于1 k Hz,相位噪声优于-123 d Bc/Hz@25 k Hz,频率切换速度小于75μs,杂散抑制大于70 d B,均满足设计要求,设计方案比较合理可行。采用该方法设计的频综具有小步进、低相噪、换频速度快、低杂散等特点,可用于高性能电子战接收机中,具有广阔的应用前景。A novel multistage sub-harmonic frequency-mixing phase locked loop(P LL) is provided to im-prove frequency synthesizerrs spectral p u r ity. Based on this method,an u ltra- low phase noise frequency synthesizer is developed. The design of the frequency synthesizer is introduced and key technologies are an-alyzed .The main performance such as phase noise and spurious suppression is simulated and demonstra-ted. Finally,the C-band frequency synthesizer is measured. The synthesizer covers frequency from 4 500 MHz to 7 500 MHz with less 1 kHz step size . The measured phase noise at an output frequency of 7. 49 GHz at 25 kHz offset is - 123 dBc/Hz. Spurs do not exceed the 70 dB level and the switching time is less than 75 滋 s. The design scheme is more reasonable and feasible . With a small step size,fast frequency switching speed,low phase noise and low spurious characteristics,the synthesizer can be used in high per-formance electronic warfare receivers and has a broad application prospect.
关 键 词:电子战接收机 宽带频率合成器 C频段 多级子谐波混频 高纯度
分 类 号:TN74[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.17.156.160