An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit  被引量:4

An ultra-low power output capacitor-less low-dropout regulator with slew-rate-enhanced circuit

在线阅读下载全文

作  者:Xin Cheng Yu Zhang Guangjun Xie Yizhong Yang Zhang Zhang 

机构地区:[1]School of Electronic Science and Applied Physics, Hefei University of Technology

出  处:《Journal of Semiconductors》2018年第3期66-71,共6页半导体学报(英文版)

基  金:Project supported by the National Natural Science Foundation of China(Nos.61401137,61404043,61674049)

摘  要:An ultra-low power output-capacitorless low-dropout(LDO) regulator with a slew-rate-enhanced(SRE)circuit is introduced. The increased slew rate is achieved by sensing the transient output voltage of the LDO and then charging(or discharging) the gate capacitor quickly. In addition, a buffer with ultra-low output impedance is presented to improve line and load regulations. This design is fabricated by SMIC 0.18 μm CMOS technology. Experimental results show that, the proposed LDO regulator only consumes an ultra-low quiescent current of 1.2 μA.The output current range is from 10 μA to 200 m A and the corresponding variation of output voltage is less than 40 m V. Moreover, the measured line regulation and load regulation are 15.38 m V/V and 0.4 m V/m A respectively.An ultra-low power output-capacitorless low-dropout(LDO) regulator with a slew-rate-enhanced(SRE)circuit is introduced. The increased slew rate is achieved by sensing the transient output voltage of the LDO and then charging(or discharging) the gate capacitor quickly. In addition, a buffer with ultra-low output impedance is presented to improve line and load regulations. This design is fabricated by SMIC 0.18 μm CMOS technology. Experimental results show that, the proposed LDO regulator only consumes an ultra-low quiescent current of 1.2 μA.The output current range is from 10 μA to 200 m A and the corresponding variation of output voltage is less than 40 m V. Moreover, the measured line regulation and load regulation are 15.38 m V/V and 0.4 m V/m A respectively.

关 键 词:LDO output capacitorless ultra-low power slew rate 

分 类 号:TM44[电气工程—电器]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象