检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:黄玉健[1] 甘国妹 黄永庆[1] HUANG Yujian;Gan Guo-mei;HUANG Yongqing(,3. Guangxi Colleges and Universities Key Laboratory of Image Processing and Intelligent Information System, Wuzhou University, Wuzhou, Guangxi 547,002;College of Electronic & Communication Engineering, Yulin Normal University, Yulin, Guangxi ,537000)
机构地区:[1]梧州学院图像处理与智能信息系统广西高校重点实验室,广西梧州543002 [2]玉林师范学院电子与通信工程学院,广西玉林537000
出 处:《玉林师范学院学报》2017年第5期41-48,共8页Journal of Yulin Normal University
基 金:梧州市科学研究与技术开发项目[200933(58)]
摘 要:研究者基于FPGA设计了一种三相SPWM控制器,该设计器以Altera公司的Cyclone III系列的EP3C25Q240C8芯片作为控制核心,结合直接数字频率合成技术(DDS),利用Verilog语言和LPM宏模块设计生成三相SPWM控制器.设计仿真结果以及用逻辑分析仪Signal Tap II采样显示的结果表明,该三相SPWM控制器具有调制波频率、载波频率、调制度、载波比以及死区时间均可以灵活调节的优点,生成的三相SPWM波适应性强,可方便应用于逆变电源的变频调压以及电机变频调速等领域.This paper designs a three-phase SPWM controller based on FPGA.The designer uses the EP3C25Q240C8 chip of the Cyclone III series of Altera Company as the control core and combines the direct digital frequency synthesis technology(DDS) to design the three-phase SPWM controller using the Verilog language and LPM macro module.Design simulation results and the use of logic analyzer Signal Tap II sample showed that the three-phase SPWM controller has the modulation wave frequency, carrier frequency, modulation and carrier rate and the advantage of all the dead band time can be adjusted flexibly; three-phase SPWM wave generated strong adaptability.This controller can be easily applied to variable frequency inverter power supply voltage regulator and motor frequency control of motor speed, etc.
分 类 号:TN741[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.222