A 14b 250MSps Pipelined ADC with Digital Self-calibration in 0.18μm CMOS Process  

作　　者：LIU Haitao WU Junjie ZHANG Lizheng DENG Qing SUN Jie 

机构地区：[1]Nanjing Research Institute of Electronics Technology, Nanjing 210000, China

出　　处：《Chinese Journal of Electronics》2018年第3期535-539,共5页电子学报（英文版）

摘　　要：A 14-bit pipelined Analog-to-digital converter(ADC) with a single-side digital self-calibration in a 0.18μm CMOS process is presented. The single-side foreground digital self-calibration is introduced to reduce the nonlinearity caused by capacitor mismatches. The ADC has a front-end Sample-and-hold(SH) circuit, followed by 13 1.5 bit/stage sub-ADC and 2 bit flash ADC at last. Test results show that, with a 140 MHz input and 200 MHz sampling rate, the SIAND is improved from 59 dB to 66 dB and SFDR is improved from 62 dBc to 82 dBc with the digital calibration. The measured SFDR reaches 77 dBc even at 250 MSps after calibration. The total power dissipation is 398 mW at 250 MSps including the parallel Low voltage differential signal(LVDS) output drivers.A 14-bit pipelined Analog-to-digital converter（ADC） with a single-side digital self-calibration in a 0.18μm CMOS process is presented. The single-side foreground digital self-calibration is introduced to reduce the nonlinearity caused by capacitor mismatches. The ADC has a front-end Sample-and-hold（SH） circuit, followed by 13 1.5 bit/stage sub-ADC and 2 bit flash ADC at last. Test results show that, with a 140 MHz input and 200 MHz sampling rate, the SIAND is improved from 59 dB to 66 dB and SFDR is improved from 62 dBc to 82 dBc with the digital calibration. The measured SFDR reaches 77 dBc even at 250 MSps after calibration. The total power dissipation is 398 mW at 250 MSps including the parallel Low voltage differential signal（LVDS） output drivers.

关 键 词：Pipelined Analog-to-digital converter（ADC） Capacitor mismatch Digital self-calibration 

分 类 号：TN792[电子电信—电路与系统] TP212[自动化与计算机技术—检测技术与自动化装置]